Extrinsic and Intrinsic Charge Trapping at the Graphene/ferroelectric Interface
Overview
Authors
Affiliations
The interface between graphene and the ferroelectric superlattice PbTiO3/SrTiO3 (PTO/STO) is studied. Tuning the transition temperature through the PTO/STO volume fraction minimizes the adorbates at the graphene/ferroelectric interface, allowing robust ferroelectric hysteresis to be demonstrated. "Intrinsic" charge traps from the ferroelectric surface defects can adversely affect the graphene channel hysteresis and can be controlled by careful sample processing, enabling systematic study of the charge trapping mechanism.
Wang P, Li J, Xue W, Ci W, Jiang F, Shi L Adv Sci (Weinh). 2023; 11(3):e2305679.
PMID: 38029338 PMC: 10797471. DOI: 10.1002/advs.202305679.
Apostol N, Lizzit D, Lungu G, Lacovig P, Chirila C, Pintilie L RSC Adv. 2022; 10(3):1522-1534.
PMID: 35494695 PMC: 9047335. DOI: 10.1039/c9ra09131a.
Yuan J, Dai J, Ke C ACS Omega. 2021; 6(40):26345-26353.
PMID: 34660994 PMC: 8515565. DOI: 10.1021/acsomega.1c03556.
Chen S, Chen X, Duijnstee E, Sanyal B, Banerjee T ACS Appl Mater Interfaces. 2020; 12(47):52915-52921.
PMID: 33175485 PMC: 7705893. DOI: 10.1021/acsami.0c15458.
Wang Z, Yao Q, Neumann C, Borrnert F, Renner J, Kaiser U Angew Chem Int Ed Engl. 2020; 59(32):13657-13662.
PMID: 32315109 PMC: 7496721. DOI: 10.1002/anie.202004005.